Sheet 1 of 4

					311661 1 01 4						
FORM PTO-1449					ATTY, DOCKET NO.		APPLICATION NO.	CONFIRMATIO	NO		
LIST OF PATENTS AND PUBLICATIONS FOR					200300182-1		1069.827/	L			
		ANT'S INFORMATI			APPLICANT						
		STATE	MENT		Boon S ong Ang	et al	I GROUP	<del></del>			
	(	Use several sheets	f necessary)								
REFERE	NCE	DESIGNATION	U.S. PA	TEN'	T DOCUMENTS						
EXAMINET INITIAL		DOCUMENT NUMBER	PUBLICATION DATE		NAME		Pages, Columns Relevant Passages of				
<i>SC</i>	1A	6,204,690	Mar. 20, 2001	You	ung et al.						
8C	1B	6,243,851	Jun. 5, 2001	Hw	ang et al.						
DC	1C	6,292,022	Sep. 18, 2001	You	ung et al.						
80	1D	6,553,395	Apr 22, 2003	Ма	rshall et al.						
X	1E	6,353,841	Mar. 5, 2003	Ма	rshall et al.		_				
	1F										
	1G							-	•		
	1H										
	11								•		
	1J								•		
	1K										
		DOCUMENT NUMBER	PUBLICATION DATE		PATENT DOCUME	Τ	Pages/Columns/Lines	Where Tran	eck if		
	1L					<b>†</b>	:				
	1M						···		_		
	1N										
	10					<del> </del>					
	1P			***							
		OTHER REFE	RENCES (including	, Aut	hor, Title, Date, Pe	ertine	ent Pages, etc.)		<del></del>		
DC.	10	V. Kathail, et a Computer, Sep	il., PICO (Program In, tember 2002, 35(9),	Chip	o Out): Automatically 39-47.	y Des	signing Custom Co	mputers, IEEE	_		
DC	1R	S. C. Goldstein April 2000, 33	S. C. Goldstein, et al., PipeRench: A Reconfigurable Architecture and Compiler, IEEE Computer, April 2000, 33(4)								
DC.	18	S. C. Goldstein Proceedings of 28-39.	S. C. Goldstein, et al., PipeRench: A Coprocessor for Streaming Multimedia Acceleration, In Proceedings of the 26th Annual International Symposium on Computer Architecture, 1999, pp. 28-39.								
EXAMIN	ier	0 (	10 M		DATE CONSIDERE	Đ	<i>( )</i>				
	(	me a	y - Clery	<i>-</i> -			1/18/05				

Rev 02/03 (PTO1449)

Sheet 2 of 4

FC	ORM F	TO-1449			ATTY. DOCKET NO.		APPLICATION NO. CONFIRMATION		NO.	
LIST OF PATENTS AND PUBLICATIONS FOR					200300182-1 1069827					
		ANT'S INFORMATIO	N DISCLOSURE		APPLICANT					
		STATE	MENT		Bo n Seong Ang	tai	I. I GROUP			
	(U	se sev ral sheets if	necessary)							
REFERE	NCE	DESIGNATION	U.S. P	ATENT	DOCUMENTS					
EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE		NAME		Pages, Columns, Lines Where Relevant Passages or Figures Appear			
	2A									
	2B									
	2C									
	2D									
	2E									
	2F			_						
	2G									
	2H				· · · · · · · · · · · · · · · · · · ·					
	21						· · · · · · · · · · · · · · · · · · ·			
	2J							·		
	2K									
		DOCUMENT NUMBER	PUBLICATION DATE	NA NA	ME OF PATENTEE OR APPLICANT	1	Pages/Columns/Lines Where evant Passages/Figures Appear	Checl Transla attach	ation	
	2L									
	2М			_		<u> </u>			_	
	2N		_		<del></del>				_	
	20					ļ			_	
	2P							<u> </u>	_	
		OTHER REFER	RENCES (includin	ıg Autl	hor, Title, Date, Pe	ertine	ent Pages, etc.)			
BC	2Q	V. Betz and J. Rose, Effect of the Prefabricated Routing Track Distribution on FPGA Area-Efficiency, IEEE Transactions on VLSI, Sept. 1998, 6(3), pp. 445-456.								
ØC	2R	Emre Özer, Sanjeev Banerjia, and Thomas M. Conte, Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures, In Proceedings of the 31th Annual International Symposium on Microarchitecture (MICRO-31), Dallas, Texas, 1998, pp. 308-315.								
ØC.	25	M.C. Papaefthymiou, Understanding Retiming Through Maximum Average-Delay Cycles, Mathematical Systems Theory, 1994, 1(27), pp. 65-84.								
EXAMIN	ER	Jul d	J. Chry	<i>/</i> ·	DATE CONSIDERE	D /	18/05	<del></del>		

F	ORM F	PTO-1449			ATTY, DOCKET NO. 200300182-1		APPLICATION NO. CONFIRMA	ATION NO.	
LIST OF PATENTS AND PUBLICATIONS FOR					APPLICANT				
А	PPLIC	ANT'S INFORMATI STATE			Bo n Seong Ang t al.				
					FILING DATE		GROUP		
	(L	lse several sheets i	f necessary)						
REFERE	NCE	DESIGNATION	U.S. 1	PATENT	T DOCUMENTS				
INITIAL		DOCUMENT NUMBER	PUBLICATION DATE		NAME		Pages, Columns, Lines When Relevant Passages or Figures Ap		
	ЗА				-		-		
	3B								
	зс							<del></del>	
	3D								
	3E								
	3F								
	3G			$\top$				<del></del>	
	3H								
	31	·						<del></del>	
	3J								
	зк	-						<del></del>	
						<u>.</u>		<del></del>	
			FO	REIGN	PATENT DOCUME	ENTS	<b>3</b> .		
		DOCUMENT NUMBER	PUBLICATION DATE		ME OF PATENTEE OR APPLICANT		Pages/Columns/Lines Where evant Passages/Figures Appear	Check if Translation attached	
	3L						-		
	3М								
	3N								
	30					<del>                                     </del>		<del>                                     </del>	
	3P						<u> </u>	<del>                                     </del>	
		OTHER REFE	RENCES (includi	ing Aut	hor, Title, Date, Pe	ertine	ent Pages, etc.)	<u>'</u>	
<del></del>	_	<del></del>							
gc	3Q	Logic Emulators	sier, and A. Agan s, In Proceedings o CA 1993, pp. 142	of the IE	tual Wires: Overcom ŒE Workshop on FP	ning F GAs 1	Pin Limitations in FPGA-based for Custom Computing Machi	nes,	
gc	3R	J.S. Rose and S. Brown, Flexibility of Interconnection Structures for Field-Programmable Gate Arrays, IEEE JSSC, March 1991, 26(3), pp. 277-282.							
gc	38	S. Note, et al., Cathedral III: Architecture driven high-level synthesis for high throughput DSP applications, In Proceedings of the 28th ACM/IEEE Design Automation Conference, DAC 91, San Francisco, CA, 1991, pp. 597 - 602.							
EXAMIN	BR	Jul A	D. Chy	/	DATE CONSIDERE	ョ の ファ /	12/05	<del></del>	

## PATENT APPLICATION

Sheet 4 of 4

			<del></del>							
FC	ORM P	т0-1449			ATTY. DOCKET NO. 200300182-1		APPLICATION NO. CONFIRM	MATION N		
u	ST OF	PATENTS AND PL	BLICATIONS FOR		APPLICANT		1001007			
A	PPLICA	NT'S INFORMATION STATE			Bo n Seong Ang	t al				
					FILING DATE		GROUP			
	(U	se several sheets it	necessary)							
REFERE	NCE	DESIGNATION	U.S. F	PATEN	T DOCUMENTS			•		
XAMINER INITIAL	DOCUMENT NUMBER		PUBLICATION DATE		NAME		Pages, Columns, Lines Where Relevant Passages or Figures Appe			
	4A							-		
	4B									
	4C									
	4D			ĺ		Ì				
	4E									
	4F									
	4G			Î		Ì				
	4H							-		
	41				····			<del></del>		
	4J									
	4K									
	4L	DOCUMENT NUMBER	PUBLICATION DATE	NA	AME OF PATENTEE OR APPLICANT	Rel	Pages/Columns/Lines Where evant Passages/Figures Appear	Check Translat attache		
	4M					+	<del>-</del>	-		
	4N	· · · · ·				+-				
	40	- · ·				$\dagger$				
	4P					1		-		
		OTHER REFE	RENCES (includi	ing Au	hor, Title, Date, Pe	ertine	ent Pages, etc.)			
Øc.	4Q	Constantine N. Electronics Han	ANAGNOSTOPOL dbook, pp. 731-7	JLOS, F 48, CR	Paul P. K. LEE, Applic C Press, Boca Raton	cation FL, 1	-Specific Integrated Circuits 996.	, The		
OE	4R	Bradley K. FAWCETT, Software Development Tools for Field Programmable Gate Array Devices, The Electronics Handbook, pp. 784-793, CRC Press, Boca Raton FL, 1996.								
	48									
EXAMIN		<u> </u>	00	7	DATE CONSIDER	ED /		<del></del>		
ev 02/03 (PT	<u>()</u> ()	v mx	N Cess	4		4	18/07	· <del>*····</del>		
	•		$\boldsymbol{\nu}$			•				